Fabrication of perfectly symmetric gate-all-around fet on suspended nanowire using interface interaction

ABSTRACT

A semiconductor device including a plurality of suspended nanowires and a gate structure present on a channel region portion of the plurality of suspended nanowires. The gate structure has a uniform length extending from an upper surface of the gate structure to the base of the gate structure. The semiconductor device further includes a dielectric spacer having a uniform composition in direct contact with the gate structure. Source and drain regions are present on source and drain region portions of the plurality of suspended nanowires.

BACKGROUND Technical Field

The present disclosure relates to semiconductor devices, such as semiconductor devices including nanowires.

Description of the Related Art

The dimensions of semiconductor field effect transistors (FETs) have been steadily shrinking over the last thirty years or so, as scaling to smaller dimensions leads to continuing device performance improvements. Planar FET devices typically have a conducting gate electrode positioned above a semiconducting channel, and electrically isolated from the channel by a thin layer of gate oxide. Current through the channel is controlled by applying voltage to the conducting gate. With conventional planar FET scaling reaching fundamental limits, the semiconductor industry is looking at more unconventional geometries that will facilitate continued device performance improvements. Examples of such classes of devices include a nanowire semiconductor devices.

SUMMARY

In one aspect, a semiconductor device is provided that incorporates nanowires. In one embodiment, the semiconductor device includes a plurality of suspended nanowires, and a gate structure present on a channel region portion of the plurality of suspended nanowires, the gate structure having a uniform length extending from an upper surface of the gate structure to the base of the gate structure. The semiconductor device further includes a dielectric spacer having a uniform composition in direct contact with the gate structure. The dielectric spacer having a uniform length extending from a upper surface of the gate structure to the base of the gate structure. Source and drain regions are present on source and drain region portions of the plurality of suspended nanowires.

In another aspect, a method of forming a semiconductor device is provided that includes patterning a light sensitive material to provide a first replacement gate structure of a light sensitive material on a channel region portion of the stack of suspended nanowires. A first semiconductor material is formed on exposed portions of a stack of suspended nanowires. The first replacement gate structure is removed to provide a gate opening to the channel region portion of the stack of suspended nanowires. A second replacement gate structure is formed of a second semiconductor material in the opening to the channel region portion of the stack of suspended nanowires. The first semiconductor material may then be reacted with the second semiconductor material to provide a third semiconductor material at an interface between the first semiconductor material and the second replacement gate. The third semiconductor material may then be removed selectively to the first semiconductor material and the second semiconductor material to provide a spacer opening. The spacer opening may then be filled with a spacer material. The second replacement gate structure may then be replaced with a functional gate structure and source and drain regions are formed on portions of the stack of suspended nanowires contacted by the first semiconductor material.

BRIEF DESCRIPTION OF DRAWINGS

The following detailed description, given by way of example and not intended to limit the disclosure solely thereto, will best be appreciated in conjunction with the accompanying drawings, wherein like reference numerals denote like elements and parts, in which:

FIG. 1A is a side cross-sectional view depicting one embodiment of a semiconductor device including a plurality of nanowires and a symmetrical gate structure, wherein the gate structure and the gate sidewall spacer having a uniform length, in accordance with one embodiment of the present disclosure.

FIG. 1B is a top down view of the structure depicted in FIG. 1A.

FIG. 2 is a side cross-sectional view depicting a material stack that includes a sequence of semiconductor material layers and sacrificial material layers that are present on a substrate, wherein the semiconductor material layers are for forming suspended nanowires, in accordance with one embodiment of the present disclosure.

FIG. 3 is a side cross-sectional view depicting forming a stack of suspended nanowires from the material stack including the sequence of semiconductor material layers and sacrificial material layers, in accordance with one embodiment of the present disclosure.

FIG. 4 is a side cross-sectional view depicting forming a light sensitive material on the stack of suspended nanowires, wherein the light sensitive material fills the openings between adjacent nanowires, in accordance with the present disclosure.

FIG. 5 is a side cross-sectional view depicting patterning the light sensitive material to provide a first replacement gate structure of a light sensitive material on a channel region portion of the stack of suspended nanowires, in accordance with one embodiment of the present disclosure.

FIG. 6 is a side cross-sectional view depicting one embodiment of forming a first semiconductor material on exposed portions of the stack of suspended nanowires, in accordance with the present disclosure.

FIG. 7 is a side cross-sectional view depicting removing the first replacement gate structure to provide a gate opening to the channel region portion of the stack of suspended nanowires, and forming a second replacement gate structure of a second semiconductor material in the opening to the channel region portion of the stack of suspended nanowires, in accordance with one embodiment of the present disclosure

FIG. 8 is a side cross-sectional view depicting reacting the first semiconductor material with the second semiconductor material to provide a third semiconductor material at an interface between the first semiconductor material and the second replacement gate, in accordance with one embodiment of the present disclosure.

FIG. 9 is a side cross-sectional view depicting removing the third semiconductor material selectively to the first semiconductor material and the second semiconductor material to provide a spacer opening, in accordance with one embodiment of the present disclosure.

FIG. 10 is a side cross-sectional view of filling the spacer opening with a spacer dielectric material, in accordance with one embodiment of the present disclosure.

FIG. 11 is a side cross-sectional view depict removing the first semiconductor material, removing the dielectric coating from exposed portions of the suspended stack that are not covered with the second replacement gate structure, and forming source and drain epitaxial semiconductor material on the exposed portions of the stack of suspended nanowires, in accordance with one embodiment of the present disclosure.

FIG. 12 is a side cross-sectional view depicting removing the second replacement gate, in accordance with one embodiment of the present disclosure.

FIG. 13 is a side cross-sectional view depicting forming a functional gate structure in the opening to the channel region portion of the stack of suspended nanowires.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Detailed embodiments of the claimed structures and methods are disclosed herein; however, it is to be understood that the disclosed embodiments are merely illustrative of the claimed structures and methods that may be embodied in various forms. In addition, each of the examples given in connection with the various embodiments are intended to be illustrative, and not restrictive. Further, the figures are not necessarily to scale, some features may be exaggerated to show details of particular components. Therefore, specific structural and functional details disclosed herein are not to be interpreted as limiting, but merely as a representative basis for teaching one skilled in the art to variously employ the methods and structures of the present disclosure. For purposes of the description hereinafter, the terms “upper”, “lower”, “right”, “left”, “vertical”, “horizontal”, “top”, “bottom”, and derivatives thereof shall relate to the embodiments of the disclosure, as it is oriented in the drawing figures. The terms “positioned on” means that a first element, such as a first structure, is present on a second element, such as a second structure, wherein intervening elements, such as an interface structure, e.g. interface layer, may be present between the first element and the second element. The term “direct contact” means that a first element, such as a first structure, and a second element, such as a second structure, are connected without any intermediary conducting, insulating or semiconductor layers at the interface of the two elements. As used herein, “semiconductor device” refers to an intrinsic semiconductor material that has been doped, that is, into which a doping agent has been introduced, giving it different electrical properties than the intrinsic semiconductor. Doping involves adding dopant atoms to an intrinsic semiconductor, which changes the electron and hole carrier concentrations of the intrinsic semiconductor at thermal equilibrium. Dominant carrier concentration in an extrinsic semiconductor determines the conductivity type of the semiconductor. A field effect transistor (FET) is a semiconductor device in which output current, i.e., source-drain current, is controlled by the voltage applied to a gate structure to the semiconductor device. A field effect transistor has three terminals, i.e., gate structure, source region and drain region.

In some embodiments, the methods and structures disclosed herein provide a semiconductor device having a channel region that is provided by a suspended nanowire structure. As used herein, the term “nanowire” denotes a semiconductor containing structure having an arcular circumference. The diameter of a nanowire is typically less than 1 micron. By “suspended” it is meant that the channel region of the semiconductor device is present within a suspended nanowire that is separated from the underlying substrate surface. The gate structure for the semiconductor devices that are disclosed herein are typically present completely around an entire circumference of the portion of the suspended nanowire that provides the channel region of the device and is typically referred to as a gate all around (GAA) gate structure.

It has been determined when forming GAA gate structures on suspended nanowires using conventional replacement gate methods that produce a gate structure in which the gate length and the gate sidewall spacer length is non-symmetrical. This is especially the case when comparing the upper gate length, and upper sidewall spacer length to the lower gate length and the lower sidewall spacer length. For example, when forming GAA gate structures using a replacement metal gate (RMG) process, removal of dielectric materials, such as buried oxide (BOX), or sacrificial semiconductor materials, can result in the formation of a non-uniform source and drain extension region adjacent to the gate sidewall spacer. Further, when employing a gate first process, removal of the portion of the gate structure present underlying the suspended gate structure or under the gate sidewall spacer using etch processing introduces non-uniformity to the components of the gate structure and the gate sidewall spacer around the nanowire. Applicants have overcome the aforementioned difficulties and have provided a semiconductor device including suspended nanowires and a symmetrical gate structure/gate sidewall spacer assembly, as will be discussed with more detail referring to FIGS. 1A-13.

FIGS. 1A and 1B depict one embodiment of a semiconductor device 100 that includes a plurality of suspended nanowires 10, in which a gate structure 15 is present on a channel region portion of the plurality of suspended nanowires 10.

The suspended nanowires 10 are typically composed of a semiconductor material, such as a silicon-containing material. The suspended nanowires 10 may be positioned over a substrate 5 that can be composed of a semiconductor material, such as silicon; a dielectric material, such as glass; or a metal material. Examples of silicon containing materials that are suitable for the suspended nanowires 10 include silicon, single crystal silicon, polysilicon, amorphous silicon, silicon germanium, silicon germanium doped with carbon, silicon doped with carbon and combinations thereof. The suspended nanowires 10 may also be composed of other semiconductor materials besides silicon. For example, the suspended nanowires 10 may be composed of germanium (Ge) or a III-V semiconductor material. III-V semiconductor materials that are suitable for the composition of the suspended nanowires 10 may include, but are not limited to alloys of gallium arsenic (GaAs), aluminum arsenic (AlAs), indium gallium arsenic (InGaAs), indium aluminum arsenic (InAlAs), indium aluminum arsenic antimony (InAlAsSb), indium aluminum arsenic phosphorus (InAlAsP), indium gallium arsenic phosphorus (InGaAsP) and combinations thereof. It is noted that the above examples of semiconductor materials that are provided as examples for the composition of the suspended nanowires 10 is provided for illustrative purposes only, and are not intended to limit the present disclosure. For example, any semiconductor material that is suitable for the channel region of a semiconductor device is suitable for the composition of the suspended nanowires 10.

Although FIGS. 1A and 1B depict three nanowires 10, the plurality of nanowires may include any number for nanowires. For example, the number of nanowires present may range from 2 nanowires to 15 nanowires. In another example, the number of nanowires 10 present in the plurality of nanowires 10 may range from 3 nanowires to 6 nanowires. Each of the plurality of suspended nanowires 10 may have a substantially arcular cross section along section line A-A. By “substantially arcular” it is meant that the nanowire have a circular, oblong, or elliptical perimeter. In some examples, the suspended nanowires 10 have a circular cross section along section line A-A. The greatest dimension of cross section along section line A-A, e.g., the diameter of a circular cross section, may range from 2 nm to 25 nm. In another embodiment, the greatest dimension of cross section along section line A-A, e.g., the diameter of a circular cross section, may range from 4 nm to 10 nm. It is noted that the adjacent nanowires that are present in the plurality of nanowires may be separated by a dimension D1 ranging from 6 nm to 30 nm. In another embodiment, the adjacent nanowires that are present in the plurality of nanowires 10 may be separated by a dimension D1 ranging from 7 nm to 10 nm.

The gate structure 15 (also referred to as the functional gate structure) is the structure used to control output current (i.e., flow of carriers in the channel) of a semiconducting device through electrical fields. The gate structure 15 includes at least one gate dielectric 16 and at least one gate conductor 17. The at least one gate dielectric 16 is typically present on a least the channel region of the semiconductor device. In the present case, the at least one gate dielectric 16 is present on the channel region of the suspended nanowires, and in some embodiments is also present on an inner sidewall of the gate sidewall spacers 20 (also referred to as dielectric spacers).

The gate structure 15 is a gate all around (GAA) structure. FIG. 1A depicts one embodiment of the present disclosure in which a portion of each of the at least one gate dielectric 16 and the at least one gate conductor 17 is present both above and below the channel region for each of the suspended nanowires 10. FIG. 1B. depicts one embodiment of the present disclosure in which a portion of each of the at least one gate dielectric 16 and the at least one gate conductor 17 is present on opposing sides of the channel region portion for each of the suspended nanowires 10. In this embodiment, the width of the gate structure 15 is greater than the width, e.g., diameter, of the suspended nanowires 10. The width of the gate structure 15 is typically greater than the width of the at least one gate conductor 17.

The gate structure 15 has a uniform gate length extending from an upper surface of the gate structure 15 to the base of the gate structure 15. The gate length L1, L2, L3 is the dimension of the gate structure 15 measured from the end of the gate structure 15 that is in contact with the dielectric spacer 20 on the side of the gate structure 15 that is adjacent to the source region 25 of the device to the end of the gate structure 15 that is in contact with the dielectric spacer 20 on the side of the gate structure 15 that is adjacent to the drain region 30. By “uniform” it is meant that the first gate length L1 at the upper surface of the gate structure 15 is the substantially the same as the second gate length L2 at the lower surface of the gate structure 15. By “substantially the same” it is meant that the difference between the first gate length L1 at the upper surface of the gate structure 15 and the second gate length L2 at the lower surface of the gate structure 5 is +/10% of the greater dimension of the first or second gate length L1, L2.

In some embodiments, the difference between the first gate length L1 at the upper surface of the gate structure 15 and the second gate length L2 at the lower surface of the gate structure is 5% of the greater dimension of the first or second gate length L1, L2. In another embodiments, the difference between the first gate length L1 at the upper surface of the gate structure 15 and the second gate length L2 at the lower surface of the gate structure is 2% of the greater dimension of the first or second gate length L1, L2. In yet another embodiment, the difference between the first gate length L1 at the upper surface of the gate structure 15 and the second gate length L2 at the lower surface of the gate structure is 1% of the greater dimension of the first or second gate length L1, L2. In one example, there is no difference between the first gate length L1 at the upper surface of the gate structure 15 and the second gate length L2 at the lower surface of the gate structure 15. It is also noted that the uniformity in the gate length extends across the entire height of the gate structure. For example, the gate length L3 at the middle of the gate structure 15 is substantially the same as the gate length L1 at the upper surface of the gate structure 15, and the gate length L2 at the lower surface of the gate structure 15. In some examples, the gate length L1, L2, L3 may range from 5 nm to 20000 nm. In other examples, the gate length L1, L2, L3 may range from 10 nm to 30 nm. In one example, the uniform length of the gate structure denotes a base dimension that is less than +/−1 nm different from an upper surface dimension.

The at least one gate dielectric 16 can be comprised of a semiconductor oxide, semiconductor nitride, semiconductor oxynitride, or any multilayered stack thereof. In one example, the at least one gate dielectric 16 can be comprised of a semiconductor oxide such as, for example, silicon dioxide. The at least one gate dielectric 16 can also be comprised of a dielectric metal oxide having a dielectric constant that is greater than the dielectric constant of silicon dioxide, e.g., 3.9. The dielectric constants that are described herein are measured at room temperature, i.e., 25° C., at atmospheric pressure, i.e., 1 atm. In one embodiment, the at least one gate 16 can comprise a dielectric oxide having a dielectric constant greater than 4.0. In another embodiment, the at least one gate dielectric 16 can be comprised of a dielectric oxide having a dielectric constant of greater than 8.0. Exemplary dielectric oxide materials which have a dielectric constant of greater than 3.9 include, but are not limited to HfO₂, ZrO₂, La₂O₃, Al₂O₃, TiO₂, SrTiO₃, LaAlO₃, Y₂O₃, HfOXN_(y), ZrO_(x)N_(y), La₂O_(x)N_(y), Al₂O_(x)N_(y), TiO_(x)N_(y), SrTiO_(x)N_(y), LaAlO_(x)N_(y), Y₂O_(x)N_(y), a silicate thereof, and an alloy thereof. Each value of x is independently from 0.5 to 3 and each value of y is independently from 0 to 2. In some embodiments, multilayered stacks of at least two of the above mentioned dielectric materials can be employed as the at least one gate dielectric 16. For example, the at least one gate dielectric 16 can include a stack of, from bottom to top, silicon dioxide and hafnium oxide.

The at least one gate conductor 17 may be composed of conductive materials including, but not limited to metals, metal alloys, metal nitrides and metal silicides, as well as laminates thereof and composites thereof. In one embodiment, the gate conductor 12 may be any conductive metal including, but not limited to W, Ni, Ti, Mo, Ta, Cu, Pt, Ag, Au, Ru, Jr, Rh, and Re, and alloys that include at least one of the aforementioned conductive elemental metals. The at least one gate conductor 17 may also comprise doped polysilicon and/or polysilicon-germanium alloy materials (i.e., having a dopant concentration from 1×10¹⁸ dopant atoms per cubic centimeter to 1×10²² dopant atoms per cubic centimeter) and polycide materials (doped polysilicon/metal silicide stack materials).

In some embodiments, the at least one gate conductor 17 may be composed of a p-type work function metal. As used herein, a “p-type work function metal” is a metal layer that effectuates a p-type threshold voltage shift. In one embodiment, the work function of the p-type work function metal layer ranges from 4.9 eV to 5.2 eV. As used herein, “threshold voltage” is the lowest attainable gate voltage that will turn on a semiconductor device, e.g., transistor, by making the channel of the device conductive. The term “p-type threshold voltage shift” as used herein means a shift in the Fermi energy of a p-type semiconductor device towards a valence band of silicon in the silicon containing substrate of the p-type semiconductor device. A “valence band” is the highest range of electron energies where electrons are normally present at absolute zero. In one embodiment, the p-type work function metal layer may be composed of titanium and their nitrided/carbide. In one embodiment, the p-type work function metal layer is composed of titanium nitride (TiN). The p-type work function metal layer may also be composed of TiAlN, Ru, Pt, Mo, Co and alloys and combinations thereof.

In some embodiments, the at least one gate conductor 17 may be composed of a p-type work function metal. As used herein, an “n-type work function metal layer” is a metal layer that effectuates an n-type threshold voltage shift. “N-type threshold voltage shift” as used herein means a shift in the Fermi energy of an n-type semiconductor device towards a conduction band of silicon in a silicon-containing substrate of the n-type semiconductor device. The “conduction band” is the lowest lying electron energy band of the doped material that is not completely filled with electrons. In one embodiment, the work function of the n-type work function metal layer ranges from 4.1 eV to 4.3 eV. In one embodiment, the n-type work function metal layer is composed of at least one of TiAl, TanN, TiN, HfN, HfSi, or combinations thereof.

In some embodiments, the symmetry of the gate structure 15 provides that the sidewall S1 of the gate structure 15 intersects with the upper surface U1 and lower surface U2 of the suspended nanowires 10 at a substantially perpendicular angle α1 on both the source region side of the gate structure 15 and the drain region side of the gate structure 15. For example, the substantially perpendicular angle α1 defined at the intersection of the upper surface U1 of the suspended nanowires 10 and the sidewall S1 of the gate structure 15 is 90° plus/minus 10°. In another example, the substantially perpendicular angle α1 defined at the intersection of the upper surface U1 of the suspended nanowires 10 and the sidewall S1 of the gate structure 15 is 90° plus/minus 5°. In yet another example, the substantially perpendicular angle α1 defined at the intersection of the upper surface U1 of the suspended nanowires 10 and the sidewall S1 of the gate structure 15 is 90°

A dielectric spacer 20 (also referred to as a gate sidewall spacer) may be formed on the sidewall of the gate structure 15. Similar to the gate structure 15, the dielectric spacer 20 has a uniform length extending from a upper surface of the gate structure 15 to the base of the gate structure 15. The length L4, L5, L6 of the dielectric spacer 20 is a dimension extending from an outermost sidewall of the dielectric spacer 20 to an innermost sidewall of the dielectric spacer 20 on either the source region side or drain region side of the gate structure 15. The plane for the length of the dielectric spacer 20 is parallel with the plane for the length of the gate structure 15. The term “uniform” as used to describe the length of the dielectric spacer 20 denotes that a first spacer length L4 at the upper surface of the dielectric spacer 20 is substantially the same as second spacer length L5 at the lower surface of the dielectric spacer 20. By “substantially the same” as used to describe the length of the dielectric spacer 20 along the dielectric spacer's height it is meant that the difference between the first spacer length L4 at the upper surface of the dielectric spacer 20 and the second gate length L5 at the lower surface of the dielectric spacer 20 is +/10% of the greater dimension of the first or second spacer length L4, L5.

In some embodiments, the difference between the first spacer length L4 at the upper surface of the dielectric spacer 20 and the second spacer length L5 at the lower surface of the dielectric spacer 20 is 5% of the greater dimension of the first or second spacer length L4, L5. In another embodiment, the difference between the first spacer length L4 at the upper surface of the dielectric spacer 20 and the second spacer length L5 at the lower surface of the dielectric spacer is 2% of the greater dimension of the first or second dielectric length L4, L5. In yet another embodiment, the difference between the first spacer length L4 at the upper surface of the dielectric spacer 20 and the second spacer length L5 at the lower surface of the dielectric spacer 20 is 1% of the greater dimension of the first or second spacer length L4, L5. It is also noted that the uniformity in the spacer length extends across the entire height of the dielectric spacer 20. For example, the spacer length L6 at the middle of the dielectric spacer 20 is substantially the same as the spacer length L4 at the upper surface of the dielectric spacer 20, and the spacer length L5 at the lower surface of the dielectric spacer 20. In some examples, the spacer length L4, L5, L6 may range from 2 nm to 30 nm. In other examples, the spacer length L4, L5, L6 may range from 5 nm to 20 nm. In some embodiments, the inner and outer sidewalls S2, S3 of the dielectric spacer 20 are planar, i.e., do not include a substantial curvature.

Similar to the sidewall S1 of the gate structure 15, the symmetry of the dielectric spacer 20 provides that the sidewall S2 of the dielectric spacer 20 intersects with the upper surface U1 and lower surface U2 of the suspended nanowires 10 at a substantially perpendicular angle α2 on both the source region side of the gate structure 15 and the drain region side of the gate structure 15. For example, the substantially perpendicular angle α2 defined at the intersection of the upper surface U1 of the suspended nanowires 10 and the sidewall S2 of the sidewall S2 of the dielectric spacer 20 is 90° plus/minus 10°. In another example, the substantially perpendicular angle α2 defined at the intersection of the upper surface U1 of the suspended nanowires 10 and the sidewall S2 of the sidewall spacer 20 is 90° plus/minus 5°. In yet another example, the substantially perpendicular angle α2 defined at the intersection of the upper surface U1 of the suspended nanowires 10 and the sidewall S2 of the sidewall spacer 20 is 90°.

It is further noted that the dielectric spacer 20 has a uniform composition. The dielectric spacer 20 may be composed of any dielectric material, such as silicon nitride (S1 ₃N₄), silicon oxide (SiO₂), or silicon oxynitride (SiON). In other examples, the dielectric spacer 20 may be composed of aluminum oxide (Al₂O₃), boron nitride, or hafnium containing dielectrics, such as hafnium oxide (HfO₂). In some embodiments, the dielectric spacer 20 may be composed of a low-k dielectric. The low-k dielectric spacers typically have a dielectric constant that is less than 4.0, e.g., 3.9. In one embodiment, the low-k dielectric spacers have a dielectric constant ranging from 1.75 to 3.5. In another embodiment, the dielectric spacers have a dielectric constant ranging from 2.0 to 3.2. In yet an even further embodiment, the dielectric spacers have a dielectric constant ranging from 2.25 to 3.0. Examples of materials suitable for the low-k dielectric spacers include organosilicate glass (OSG), fluorine doped silicon dioxide, carbon doped silicon dioxide, porous silicon dioxide, porous carbon doped silicon dioxide, spin-on organic polymeric dielectrics (e.g., SILK™), spin-on silicone based polymeric dielectric (e.g., hydrogen silsesquioxane (HSQ) and methylsilsesquioxane (MSQ), and combinations thereof. It is noted that the above description of material compositions for the dielectric spacer 20 is provided for illustrative purposes only, and is not intended to be limiting, as any dielectric material that can be formed using a deposition method may be employed for the dielectric spacers 20.

As indicated above, in some embodiments, the composition of the dielectric spacers 20 is uniform. The uniformity of the composition may be provided by a deposition process, such as chemical vapor deposition (CVD), to form the dielectric spacer 20. By “uniform” composition it is meant that the chemical composition at the interface of the dielectric spacer 20 with the gate structure 15 is the same across the length of the dielectric spacer 20 to the interface of the dielectric spacer 20 with the source and drain regions 25, 30. For example, when the dielectric spacer 20 is composed of silicon nitride, wherein a nitrogen concentration at a sidewall of the dielectric spacer adjacent to the source and drain region 25, 30 is equal to a nitrogen concentration at a sidewall of the dielectric spacer 20 adjacent to the gate structure 15.

Still referring to FIGS. 1A and 1B, a source region 25 and a drain region 30 are present on opposing sides of the gate structure 15. The source region 25 and drain region 30 are typically composed of an epitaxially formed semiconductor material, and are typically doped to have a conductivity type that dictates the conductivity type of the device. As used herein, the term “conductivity type” denotes a dopant region being p-type or n-type. As used herein, “p-type” refers to the addition of impurities to an intrinsic semiconductor that creates deficiencies of valence electrons. In a type IV semiconductor, e.g., a silicon-containing material, examples of n-type dopants, i.e., impurities, include but are not limited to: boron, aluminum, gallium and indium. As used herein, “n-type” refers to the addition of impurities that contributes free electrons to an intrinsic semiconductor. In a silicon containing material, type IV semiconductor, examples of n-type dopants, i.e., impurities, include but are not limited to antimony, arsenic and phosphorous. In some embodiments, when the source and drain regions 25, 30 are doped to a p-type conductivity, the semiconductor device 100 including the suspended nanowires 10 is a p-type semiconductor device. In some embodiments, when the source and drain regions 25, 30 are doped to an n-type conductivity, the semiconductor device 100 including the suspended nanowires 10 is an n-type semiconductor device.

The epitaxial semiconductor material of the source region 25 and the drain region 30 may be formed on the portions of the suspended nanowires 10 that extend beyond the overlying dielectric spacer 20. These portions of the suspended nanowires 10 that extend beyond the overlying dielectric spacer 20 may be referred to as the source and drain portions of the suspended nanowires 10. Referring to FIG. 1A, the epitaxial semiconductor material of the source region 25 and the drain region 30 may be present atop the upper surface U1 of the source and drain region portions of the suspended nanowires 10, as well as the underlying surface U2 of the source and drain region portions of the suspended nanowires 10. The epitaxial semiconductor material may fill the space between adjacent suspended nanowires 10. Referring to FIG. 1B, the epitaxial semiconductor material of the source region 25 and the drain region 30 may also be present along the sidewalls of the suspended nanowires 10 so that the epitaxial material is present all around the source and drain region portions of the suspended nanowires 10 similar to how the gate structure 15 is a gate all around (GAA) structure that is present around the channel region of the suspended nanowire 10. In some embodiments, the semiconductor material that provides the epitaxial semiconductor material of the source and drain regions 25, 30 may be a silicon including or germanium including material, such as silicon, silicon doped with carbon (Si:C), germanium, silicon germanium (SiGe), silicon germanium doped with carbon (SiGe:C) and combinations thereof. In other embodiments, the epitaxial semiconductor material of the source and drain regions 25, 30 may be composed of a III-V semiconductor material. The above description of III-V semiconductor materials that is suitable for the suspended nanowires 10 is suitable for a description of a III-V semiconductor material for the epitaxial semiconductor material for the source and drain regions 25, 30.

In some embodiments, the semiconductor device 100 may further include an interlevel dielectric material 35 that is present overlying the semiconductor device. Contacts 45 of an electrically conductive material, such as a metal or metal semiconductor alloy, e.g., silicide, may formed through the interlevel dielectric layer to the gate structure 15, the source region 25 and the drain region 30. The semiconductor device depicted in FIGS. 1A and 1B is now described in further detail with reference to FIGS. 2-13.

FIGS. 2-13 depict one embodiment of a method of forming as semiconductor device including suspended nanowires 10 for the channel region of the device and a gate all around (GAA) gate structure 15. FIG. 2 depicts one embodiment of a material stack 50 that includes a sequence of semiconductor material layers 51 and sacrificial material layers 52 that are present on a substrate 5, in which the semiconductor material layers 51 are for forming the suspended nanowires 10. By “sacrificial” it is meant that the structure is present during processing of the semiconductor device, but is removed from the semiconductor device prior to the device being completed.

The above description of the composition for the suspended nanowires 10 is suitable for the description of the semiconductor material layers 51. The composition of the sacrificial material layers 52 is selected so that the sacrificial material layers 52 may be removed by an etch that is selective to the semiconductor material layers 51. As used herein, the term “selective” in reference to a material removal process denotes that the rate of material removal for a first material is greater than the rate of removal for at least another material of the structure to which the material removal process is being applied. For example, in one embodiment, a selective etch may include an etch chemistry that removes a first material selectively to a second material by a ratio of 10:1 or greater, e.g., 1000:1. For example, in one embodiment of the present disclosure in which the sacrificial material layers 52 are composed of a germanium containing material, such as silicon germanium, and the semiconductor material layers 51 are composed of a silicon containing material, such as silicon, the etch process may remove the germanium containing material of the sacrificial material layers 52 selectively to the silicon containing material of the semiconductor material layers 51. It is noted that the sacrificial material layer 52 is not limited to semiconductor materials, such as germanium containing materials, e.g., germanium or silicon germanium, because the sacrificial material layer 52 may be composed of any material that can be removed selectively to the semiconductor material layers 51. For example, the sacrificial material layers 52 may be composed of a dielectric material, such as a nitride, e.g., silicon nitride (Si₃N₄), oxide, e.g., silicon oxide (SiO₂), or oxynitride material.

The material stack 50 of the sacrificial material layer 52 and the semiconductor material layer 51 may be formed on the substrate 5 using a deposition process, such as, e.g., chemical vapor deposition (CVD), plasma enhanced chemical vapor deposition (PECVD), high density plasma chemical vapor deposition (HDPCVD), metal organic chemical vapor deposition (MOCVD), dip coating, spin-coating, brush coating, sputtering, chemical solution deposition, and/or physical vapor deposition. The thickness of the semiconductor material layer 51 is selected to provide a circumference for the later formed suspended nanowires 10, and the thickness of the sacrificial material layer 52 is provided to provide the distance between adjacent suspended nanowires.

FIG. 3 depicts one embodiment of forming a stack of suspended nanowires 10 from the material stack 50 depicted in FIG. 2 that includes the sequence of the semiconductor material layers 51 and the sacrificial material layers 52. Forming the suspended nanowires 10 may begin with forming an etch mask (not shown) on the material stack 50. The etch mask typically protects the portion of the material stack 50 including the portions of the semiconductor material layers 51 that will provide the suspended nanowires 10, and the portions of the sacrificial material layer 52 that are present between the portions of the adjacent semiconductor material layers 51 that will provide the suspended nanowires. In some embodiment, the etch mask may be composed of a photoresist material that has been patterned and developed using photolithography methods.

Following formation of the etch mask, the suspended nanowires 10 are defined using an etch process. In a first stage of an etch process, the material stack 50 may be etched by an anisotropic etch, such as reactive ion etch (RIE), to form a stacked structure of sacrificial material layers 52, and semiconductor material layers 51 having a perimeter with a geometry substantially equal to the geometry of the suspended nanowires 10 being formed. At this stage of the etch process, the etch process may remove the material of the sacrificial material layers 52 and the semiconductor material layers 51 selectively to the semiconductor substrate 10.

In a second stage of the etch process, the remaining portion of the sacrificial material layer 52 that is present between the etched portions of the semiconductor material layers 51 that provide the nanowires 10 may be removed by an isotropic etch, such as a plasma etch or wet chemical etch, that is selective to the substrate 5 and the semiconductor material layer 51. Following the second stage of the etch process for etching the sacrificial semiconductor material layers 52, the remaining portions of the sacrificial material layer 52 that are present at the ends of the suspended nanowires 10 provide the anchors 53 which support the suspended nanowires 10.

Following the etch process that removes the majority of the sacrificial material layer 52 and defines the anchors 53, the multi-sided cross section, e.g., square or rectangular cross section, of the remaining portion of the semiconductor material layers 51 may be smoothed using a hydrogen anneal to form elliptical shaped or cylindrical shaped suspended nanowires 10, wherein in some embodiments the suspended nanowires include a circular geometry cross-section or oblong geometry cross-section. In some embodiments, the hydrogen anneal that is employed in the present disclosure can be performed at a temperature from 600° C. to 1000° C. The pressure of hydrogen used during the hydrogen anneal can range from 5 torr to 600 torr. It is noted that the above described parameters for the hydrogen anneal are provided for illustrative purposes only, and are not intended to limit the present disclosure.

Still referring to FIG. 3, the suspended nanowires 10 may be coated with a passivating layer 54, which may also be referred to as a dielectric coating. In some embodiments, the passivating layer 54 may be composed of a dielectric material, such as an oxide, e.g., hafnium oxide or silicon oxide. In other embodiments, the passivating layer 54 may be a nitrogen including dielectric, such as silicon nitride, silicon oxynitride or hafnium oxynitride. The passivating layer 54 may be deposited using a chemical vapor deposition method, such as plasma enhanced chemical vapor deposition (PECVD), and may be formed around an entirety of the circumference of the exposed portions of the suspended nanowires 10. The thickness of the passivating layer 54 may range from 0.5 nm to 10 nm. In one example, the passivating layer 54 may have a thickness ranging from 1 nm to 2 nm.

FIG. 4 depicts one embodiment of forming a light sensitive material 55 on the stack of suspended nanowires 10, wherein the light sensitive material 55 fills the openings between adjacent nanowires 10. The light sensitive material 55 is typically a photoresist material, such as a positive or negative resist material. A positive resist is a type of photoresist in which the portion of the photoresist that is exposed to light becomes soluble to photoresist developer, and the portion of the photoresist that is not exposed to light is insoluble; and a negative resist is a type of photoresist in which the portion of the photoresist that is exposed to light becomes insoluble to the photoresist developer, and the unexposed portion of the photoresist is dissolved by the photoresist developer. In some embodiments, the light sensitive material 55 is comprised of a photoresist material selected from the group consisting of Hydrogen silsesquioxane (HSQ), Poly(methyl methacrylate) (PMMA), Poly(methyl glutarimide) (PMGI), Phenol formaldehyde resin (DNQ/Novolac), SU-8 and combinations thereof. The light sensitive material 55 is deposited using a deposition method, such as spin-on-deposition, solution deposition, curtain deposition, laminating and combinations thereof. The thickness of the light sensitive material 55 being deposited on the suspended nanowires 10 is selected to fill the space between the anchors 53 of adjacent suspended nanowires 10.

FIG. 5 depicts one embodiment of patterning the light sensitive material 55 to provide a first replacement gate structure 60 of a light sensitive material 55 on a channel region portion of the stack of suspended nanowires 10. The term “replacement gate structure” as used herein denotes a gate structure that is used to determine the geometry of the final functional gate structure during the process sequence for forming the semiconductor device, but the replacement gate structure is not present in the fin device structure. The light sensitive material 55 may be patterned by exposure of the light sensitive material through a mask 61, wherein in some embodiments the light type for exposure may include UV, DUV, and the g and I lines having wavelength of 436 nm and 365 nm. Exposure may also be provided by electron beam exposure. Although FIG. 5 depicts that the light sensitive material 55 is being patterned is a positive resist, light sensitive material 55 of a negative resist composition is also suitable for use with the present disclosure.

Following exposure, the light sensitive material 55 is developed using a chemical developer, where the unexposed portions of the light sensitive material 55 is dissolved by the developer and the exposed portion of the light sensitive material 55 remains to provide the first replacement gate structure 60. The first replacement gate structure 60 is formed by chemical development of the exposed light sensitive material, which does not include etch processing. Chemical development may include development by dissolution in a basic solution, which can include tetramethylammonium hydroxide (TMAH) in water.

In some embodiments, because the first replacement gate structure 60 is formed using photolithography and development steps without employing etch processing, the first replacement gate structure 60 is highly symmetrical. The high symmetry of the first replacement gate structure 60 is one factor that dictates the high symmetry of the final, functional gate structure 15 in the operative semiconductor device formed by the present method. For example, similar to the final/function gate structure 15, the first replacement gate structure 60 has a uniform gate length extending from an upper surface of the first replacement gate structure 60 to the base of the first replacement gate structure 60. By “uniform” it is meant that the first replacement gate length L7 at the upper surface of the first replacement gate structure 60 is the substantially the same as second replacement gate length L8 at the lower surface of the replacement gate structure 60. By “substantially the same” it is meant that the difference between the first replacement gate length L7 at the upper surface of the gate replacement structure 60 and the second replacement gate length L8 at the lower surface of the replacement gate structure 60 is +/10% of the greater dimension of the first or second replacement gate length L7, L8. The dimensions of the replacement gate structure 60 are comparable to the dimensions of the functional gate structure 15.

In some embodiments, the symmetry of the first replacement gate structure 60 provides that the sidewall S4 of the first replacement gate structure 60 intersects with the upper surface U1 and lower surface U2 of the suspended nanowires 10 at a substantially perpendicular angle α3 on both the source region side of the first replacement gate structure 60 and the drain region side of the first replacement gate structure 60. The angle α3 of intersection between the sidewall S4 of the first replacement gate structure 60 and the upper surface U1 or lower surface U2 of the suspended nanowires 10 is similar to the angle α1 of intersection between the sidewall S1 of the functional gate structure 15 and the upper surface U1 or lower surface U2 of the suspended nanowires 10. Therefore, the description of the angle α1 of intersection between the sidewall S1 of the functional gate structure 15 and the upper surface U1 or lower surface U2 of the suspended nanowires 10 is suitable for the description of the angle α3 of intersection between the sidewall S3 of the first replacement gate structure 60 and the upper surface U1 or lower surface U2 of the suspended nanowires 10.

FIG. 6 depicts one embodiment of forming a first semiconductor material 65 on exposed portions of the stack of suspended nanowires 10. The first semiconductor material 65 is also formed on the upper and sidewall surfaces of the first replacement gate structure 60, and fills the space between adjacent suspended nanowires 10. The first semiconductor material 65 may be deposited using chemical vapor deposition (CVD). Examples of CVD processes suitable for forming the first semiconductor material 65 may include, but is not limited to, plasma enhanced chemical vapor deposition (PECVD), high density plasma chemical vapor deposition (HDPCVD), atomic layer deposition (ALD) and combinations thereof. The first semiconductor material 65 may also be formed using chemical solution deposition, spin on deposition, and physical vapor deposition (PVD) processes.

The material of the first semiconductor material 65 may be selected for a later described interface interaction process that is used in a process sequence to form the dielectric spacer 20. In one example, the first semiconductor material 65 may be composed of arsenic silicon glass (ASG). In other examples, the first semiconductor material 65 may include, but not limited to Si, strained Si, SiC, SiGe, SiGeC, Si alloys, Ge, Ge alloys, GaAs, InAs, and InP, as well as other III/V and II/VI compound, and combinations thereof.

FIG. 7 depicts one embodiment of removing the first replacement gate structure 60 to provide a gate opening to the channel region portion of the stack of suspended nanowires 10, and forming a second replacement gate structure 70 of a second semiconductor material in the opening to the channel region portion of the stack of suspended nanowires 10. In one embodiment, removing the first replacement gate structure 60 may include planarizing the first semiconductor material 65 until an upper surface of the first replacement gate structure 60 is exposed. The planarization process may include chemical mechanical planarization (CMP). After the upper surface of the first replacement gate structure 60 is exposed, the first replacement gate structure 60 may be removed by an etch that is selective to the suspended nanowires 10, and the first semiconductor material 65. The etch process for removing the first replacement gate structure 60 may including at least one of anisotropic etching and isotropic etching.

FIG. 8 depicts one embodiment of forming a second replacement gate structure 70 of a second semiconductor material in the gate opening to the channel region portion of the stack of suspended nanowires 10. The second semiconductor material of the second replacement gate structure 70 is selected to allow for a reaction between the second semiconductor material and the first semiconductor material 65 to form a later described third semiconductor material as part of a later described process sequence for forming the dielectric spacer 20. In one example, the second semiconductor material of the second replacement gate structure 70 may be composed of polysilicon, such as undoped polysilicon. In other embodiments, the second semiconductor material of the second replacement gate structure 70 may include, but not limited to Si, strained Si, SiC, SiGe, SiGeC, Si alloys, Ge, Ge alloys, GaAs, InAs, and InP, as well as other III/V and II/VI compound, and combinations thereof. The second semiconductor material of the second replacement gate structure 70 may be formed within the gate opening using a deposition process, including, e.g., chemical vapor deposition (CVD), plasma enhanced chemical vapor deposition (PECVD), physical vapor deposition (PVD), sputtering, atomic layer deposition (ALD) and other like deposition processes. The second replacement gate structure 70 is formed in the gate opening, wherein the gate opening is formed using the first replacement gate structure 60. Therefore, the geometry and dimensions of the replacement second gate structure 70 are the same as the geometry and dimensions of the first replacement gate structure 60.

FIG. 8 depicts one reacting the first semiconductor material 65 with the second semiconductor material of the second replacement gate structure 70 to provide a third semiconductor material 80 at an interface between the first semiconductor material 65 and the second replacement gate structure 70. By “reacting” it is meant that elements from each of the first semiconductor material 65 and the second semiconductor material chemically interact. In some embodiments, the interaction between the first and second semiconductor material provides an alloy of the first and second semiconductor material. In this embodiment, the alloy of the first and second semiconductor material provides the third semiconductor material 80. In another embodiment, the interaction between the first and second semiconductor material may result in a change in phase of at least one of the first and second semiconductor material, wherein the semiconductor material having the phase change is the third semiconductor material 80. In some embodiments, the reacting of the first semiconductor material with the second semiconductor material to provide a third semiconductor material at an interface between the first semiconductor material and the second replacement gate comprises annealing to interdiffuse elements from the first semiconductor material and the second semiconductor material at the interface. The annealing may be conducted at a temperature greater than room temperature, e.g., 25° C., and in some embodiments may be conducted at an elevated temperature ranging from 100° C. to 1000° C. In another embodiment, the reaction between the first semiconductor material and the second semiconductor material to form the third semiconductor material 80 is provided by a plasma treatment to interdiffuse elements from the first semiconductor material and the second semiconductor material. In some examples, the plasma treatment may include application of a hydrogen containing plasma.

In one example, in which the first semiconductor material 65 is arsenic silicon glass (ASG), and the second semiconductor material of the second replacement gate structure 70 is undoped polysilicon, the third semiconductor material 80 formed by reacting the first and second semiconductor materials may be doped polysilicon, i.e., polysilicon doped with arsenic (As). In another example, in which the first semiconductor material 65 is boron doped glass, and the second semiconductor material of the second replacement gate structure 70 is undoped poly silicon germanium (poly SiGe), the third semiconductor material 80 formed by reacting the first and second semiconductor materials may be doped poly SiGe:B. It is noted that the above provided compositions for the third semiconductor material 80 are provided for illustrative purposes only and are not intended to be limited. Any semiconductor material may be suitable for the third semiconductor material 80, so long as the third semiconductor material 80 may be removed selectively to the first and second semiconductor materials. For example, the third semiconductor material 80 may be composed of a semiconductor material including Si, SiC, SiGe, SiGeC, Si alloys, Ge, Ge alloys, GaAs, InAs, and InP, as well as other III/V and II/VI compound, and combinations thereof, wherein the third semiconductor material may be doped, e.g., n-type or p-type doped, or undoped.

FIG. 9 depicts one embodiment of removing the third semiconductor material 80 selectively to the first semiconductor material 65 and the second semiconductor material of the second replacement gate structure 80 to provide a spacer opening 85. In some embodiments, the third semiconductor material 80 may be removed by an etch process that is selective to the first and second semiconductor materials. In some embodiments, the etch process for removing the third semiconductor material 80 is also selective to the suspended nanowires 10 and the substrate 5. The etch process may include at least one of an anisotropic etch or an isotropic etch. For example, the etch process may include reactive ion etching, plasma etching, wet chemical etching, and a combination thereof.

Removing the third semiconductor material 80 provides a spacer opening 85 positioned at the interface of the second replacement gate structure 70 and the first semiconductor material 65. The spacer opening 85 has a geometry that dictates the shape and geometry of the later formed dielectric spacer 20. Therefore, the length of the spacer opening 85 is uniform and symmetrical along its height. The above description of the dimensions and geometry of the dielectric spacer 20 is suitable for the description of the dimensions and geometry of the spacer opening 85. The symmetry of the spacer opening 85 results from being formed from the symmetrical first replacement gate structure 70.

FIG. 10 depicts filling the spacer opening 85 with a spacer dielectric material to form the dielectric spacer 20. The composition of the dielectric spacer 20 has been described above. The material for the dielectric spacer 20 may be deposited within the spacer opening 85 using a deposition method including, e.g., chemical vapor deposition (CVD), plasma enhanced chemical vapor deposition (PECVD), physical vapor deposition (PVD), sputtering, atomic layer deposition (ALD) and other like deposition processes. The deposition process provides a dielectric spacer 20 having a uniform composition, as described above.

FIG. 11 depicts one embodiment of removing the first semiconductor material 65, removing the dielectric coating 54 from exposed portions of the suspended stack of nanowires 10 that are not covered with the second replacement gate structure 70, and forming epitaxial semiconductor material for the source and drain regions 25, 30 on the exposed portions of the stack of suspended nanowires 10. In one embodiment, the first semiconductor material 65 may be removed by an etch process that is selective to at least the dielectric spacer 20, the suspended nanowires 10 and the second replacement gate structure 70. The etch process may be provided by reactive ion etching (RIE), plasma etching or wet chemical etchings. Once the first semiconductor material 65 has been removed, the dielectric coating 54 that is present on the source and drain region portions of the suspended nanowires is exposed. The exposed portions of the dielectric coating 54 may be removed by an etch that is selective to the suspended nanowires 10, the second replacement gate structure 70, and the dielectric spacer 20.

Still referring to FIG. 11, epitaxial material is then formed on the source and drain region portions of the suspended nanowires 10. The epitaxial material that is present on the source and drain region portions of the suspended nanowires 10 may be formed using an epitaxial deposition process. “Epitaxial growth and/or deposition” means the growth of a semiconductor material on a deposition surface of a semiconductor material, in which the semiconductor material being grown has substantially the same crystalline characteristics as the semiconductor material of the deposition surface. An epitaxial material is a material that has been deposited using an epitaxial deposition process, and therefore has the characteristics of an epitaxially deposited material, such as having the substantially the same crystalline characteristics as the semiconductor material of the deposition surface. In some embodiments, when the chemical reactants are controlled and the system parameters set correctly, the depositing atoms of an epitaxial deposition process arrive at the deposition surface with sufficient energy to move around on the surface and orient themselves to the crystal arrangement of the atoms of the deposition surface. For example, an epitaxial film deposited on a {100} crystal surface will take on a {100} orientation. The epitaxially formed material may be formed on the deposition surface while present within the deposition chamber of a chemical vapor deposition (CVD) chamber, or the deposition chamber of a plasma enhanced chemical vapor deposition (PECVD) chamber.

The epitaxial material for the source and drain regions 25, 30 may be composed of silicon containing semiconductors, e.g., silicon and silicon doped with carbon; germanium containing semiconductors, e.g., germanium, silicon germanium, and silicon germanium doped with carbon; compound semiconductors, such as III-V semiconductor materials; and combinations thereof. A number of different sources may be used for the epitaxial deposition of the semiconductor material formed on the source and drain region portions of the suspended nanowires 10. In some embodiments, in which the epitaxial material is composed of silicon, the silicon gas source for epitaxial deposition may be selected from the group consisting of hexachlorodisilane (Si₂Cl₆), tetrachlorosilane (SiCl₄), dichlorosilane (Cl₂SiH₂), trichlorosilane (Cl₃SiH), methylsilane ((CH₃)SiH₃), dimethylsilane ((CH₃)₂SiH₂), ethylsilane ((CH₃CH₂)SiH₃), methyldisilane ((CH₃)Si₂H₅), dimethyldisilane ((CH₃)₂Si₂H₄), hexamethyldisilane ((CH₃)₆Si₂) and combinations thereof. In some embodiments, in which the epitaxial material is composed of germanium, the germanium gas source for epitaxial deposition may be selected from the group consisting of germane (GeH₄), digermane (Ge₂H₆), halogermane, dichlorogermane, trichlorogermane, tetrachlorogermane and combinations thereof. In some embodiments, in which the epitaxial material is composed of silicon germanium, the silicon sources for epitaxial deposition may be selected from the group consisting of silane, disilane, trisilane, tetrasilane, hexachlorodisilane, tetrachlorosilane, dichlorosilane, trichlorosilane, methylsilane, dimethylsilane, ethylsilane, methyldisilane, dimethyldisilane, hexamethyldisilane and combinations thereof, and the germanium gas sources may be selected from the group consisting of germane, digermane, halogermane, dichlorogermane, trichlorogermane, tetrachlorogermane and combinations thereof. It is noted that the above examples of gas sources are provided for illustrative purposes only, and are not intended to limit the present disclosure.

The thickness of the epitaxially deposited material is selected so that the space between adjacent suspended nanowires 10 is filled with epitaxial semiconductor material. Similar to the gate structure, the epitaxially deposited material is formed all around the entire perimeter of the suspended nanowires 10.

The epitaxial material is doped to provide the conductivity of the source and drain regions 25, 30. For example, the epitaxial material may be doped with an n-type or p-type dopant. The n-type or p-type dopant may be introduced to the epitaxial material using in situ doping techniques or ion implantation. In situ doping involves introducing the dopant to the epitaxially deposited material as it is being formed.

The dopant, e.g., n-type or p-type dopant, from the epitaxial material may be diffused into the source and drain region portions of the suspended nanowires 10 to provide a source and drain extension region. A portion of the source and drain extension region may extend beneath the dielectric spacer 20. Because of the uniformity of the dielectric spacer 20, the source and drain extension regions extend uniformly under a portion of the dielectric spacer 20 for each of the suspended nanowires 10.

FIG. 12 is a side cross-sectional view depicting removing the second replacement gate structure 70. In some embodiments, removing the second replacement gate structure 70 may begin with forming an interlevel dielectric layer 35 on an upper surface of the epitaxial material of the source and drain regions 25, 30, and planarizing the interlevel dielectric layer 90 until contacting the upper surface of the second replacement gate structure 35 so that an upper surface of the second replacement gate structure 70 and an upper surface of the interlevel dielectric layer 35 are coplanar. The interlevel dielectric layer 35 may be composed of silicon-containing materials such as SiO₂, Si₃N₄, SiO_(x)N_(y), SiC, SiCO, SiCOH, and SiCH compounds; the above-mentioned silicon-containing materials with some or all of the Si replaced by Ge; carbon-doped oxides; inorganic oxides; inorganic polymers; hybrid polymers; organic polymers such as polyamides or SiLK™; other carbon-containing materials; organo-inorganic materials such as spin-on glasses and silsesquioxane-based materials; and diamond-like carbon (DLC, also known as amorphous hydrogenated carbon, α-C:H). It is noted that the above compositions for the interlevel dielectric layer 35 are provided for illustrative purposes only, and are not intended to limit the present disclosure, as any dielectric material is suitable for the interlevel dielectric layer 35, so long as the second replacement gate structure 70 may be removed selectively to the interlevel dielectric layer 35. The interlevel dielectric layer 35 may be deposited using a deposition process, such as chemical vapor deposition (CVD), plasma enhanced chemical vapor deposition (PECVD), physical vapor deposition (PVD), spin on deposition and other like deposition processes. The interlevel dielectric layer 90 may be planarized using chemical mechanical planarization (CMP).

The second replacement gate structure 70 may be removed using an etch process that is selective to at least the interlevel dielectric layer 35. The selective etch process may be a wet or dry etch process. In one embodiment, the second replacement gate structure 70 is removed by reactive ion etch (RIE). When composed of polysilicon, the second replacement gate structure 70 may be removed using etch chemistries, such as HBr, SF₆, and NH₄OH.

FIG. 13 depicts forming a functional gate structure 15 in the opening formed by removing the second replacement gate structure 70 to the channel region portion of the stack of suspended nanowires 10. The “functional gate structure” operates to switch the semiconductor device from an “on” to “off” state, and vice versa. The composition and geometry of the functional gate structure 15 including the at least one gate dielectric 16 and the at least one gate conductor have been described above with reference to FIGS. 1A and 1B.

Referring to FIG. 13, the at least one gate dielectric 16 may be formed using a deposition process, such as chemical vapor deposition (CVD). Examples of CVD processes for forming the at least one gate dielectric 16 include chemical vapor deposition (CVD), plasma enhanced chemical vapor deposition (PECVD), physical vapor deposition (PVD), atomic layer deposition (ALD) and other like deposition processes. The at least one gate dielectric 16 may also include material layers formed using a thermal growth process, such as thermal oxidation. The at least one gate conductor 17 may be formed on the at least one gate dielectric 16. The at least one gate conductor 17 may be formed using a deposition process. For example, when the at least one gate conductor 17 is composed of a semiconductor material, the at least one gate conductor 17 may be formed using may be formed using a deposition process, such as chemical vapor deposition (CVD). Examples of CVD processes for forming the at least one gate conductor 17 include chemical vapor deposition (CVD), plasma enhanced chemical vapor deposition (PECVD), atomic layer deposition (ALD) and other like deposition processes. In another embodiment, when the at least one gate conductor 17 is composed of a metal, the at least one gate conductor 17 is formed using a physical vapor deposition (PVD) process, such as sputtering. Examples of sputtering apparatus that may be suitable for depositing the at least one gate conductor 17 include DC diode type systems, radio frequency (RF) sputtering, magnetron sputtering, and ionized metal plasma (IMP) sputtering.

Following the formation of the functional gate structure 15, an additional layer of interlevel dielectric material may be deposited, and contacts 40 may be formed to the functional gate structure 15, the source region 25 and the drain region 30. To form the contacts 40, the additional layer of the interlevel dielectric material may be patterned and etched to form via holes to the various source/drain and gate conductor regions of the device. Following via formation, the contacts 40 are formed by depositing a conductive metal into the via holes using deposition methods, such as CVD or plating. The conductive metal may include, but is not limited to: tungsten, copper, aluminum, silver, gold and alloys thereof.

Methods as described herein may be used in the fabrication of integrated circuit chips. The resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form. In the latter case the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections). In any case the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product. The end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.

While the methods and structures of the present disclosure have been particularly shown and described with respect to preferred embodiments thereof, it will be understood by those skilled in the art that the foregoing and other changes in forms and details may be made without departing from the spirit and scope of the present disclosure. It is therefore intended that the present disclosure not be limited to the exact forms and details described and illustrated, but fall within the scope of the appended claims. 

What is claimed is:
 1. A semiconductor device comprising: a plurality of vertically stacked suspended nanowires extending having a gate structure being present on a channel region portion of the suspended nanowires; and a dielectric spacer having a uniform composition in direct contact with the gate structure, the dielectric spacer having a uniform length extending from a upper surface of the gate structure to the base of the gate structure, wherein a first length of the dielectric spacer positioned between adjacently stacked suspended nanowires is substantially equal to a second length of the dielectric spacer adjacent to the upper surface of the gate structure.
 2. The semiconductor device of claim 1, wherein the dielectric spacer has a composition selected from the group consisting of silicon nitride, silicon oxide, hafnium oxide, aluminum oxide, boron nitride, and combinations thereof.
 3. The semiconductor device of claim 1, wherein a length of the dielectric spacer ranges from 2 nm to 30 nm.
 4. The semiconductor device of claim 1, wherein the dielectric spacer is composed of silicon nitride.
 5. The semiconductor device of claim 4, wherein a nitrogen concentration at a sidewall of the dielectric spacer adjacent to the source and drain region is equal to a nitrogen concentration at a sidewall of the dielectric spacer adjacent to the gate structure.
 6. The semiconductor device of claim 1, wherein the uniform length of the gate structure denotes a base dimension that is less than +/−1 nm different from an upper surface dimension.
 7. The semiconductor device of claim 1, wherein said each sidewall of the gate structure intersects with the upper surface of the substrate at a right angle +/−5°.
 8. The semiconductor device of claim 1, wherein the uniform length of the dielectric spacer denotes a base dimension that is less than +11 nm different from the upper surface dimension.
 9. The semiconductor device of claim 1, wherein said each sidewall of the gate structure intersects with an upper surface of the suspended nanowire at a right angle +/−5°.
 10. The semiconductor device of claim 1, wherein the plurality of suspended nanowires are composed of a silicon containing material.
 11. The semiconductor device of claim 1, wherein each suspended nanowire in the plurality of suspended nanowires has a substantially circular cross section.
 12. A semiconductor device comprising: a plurality of vertically stacked suspended nanowires extending having a gate structure being present on a channel region portion of the suspended nanowires, wherein the gate structure is present completely around a perimeter of each nanowire in said plurality of nanowires; and a dielectric spacer having a uniform composition in direct contact with the gate structure, the dielectric spacer having a uniform length extending from a upper surface of the gate structure to the base of the gate structure, wherein a first length of the dielectric spacer positioned between adjacently stacked suspended nanowires is substantially equal to a second length of the dielectric spacer adjacent to the upper surface of the gate structure.
 13. The semiconductor device of claim 12, wherein the dielectric spacer has a composition selected from the group consisting of silicon nitride, silicon oxide, hafnium oxide, aluminum oxide, boron nitride, and combinations thereof.
 14. The semiconductor device of claim 13, wherein a length of the dielectric spacer ranges from 2 nm to 30 nm.
 15. The semiconductor device of claim 12, wherein the dielectric spacer is composed of silicon nitride.
 16. The semiconductor device of claim 12, wherein the uniform length of the gate structure denotes a base dimension that is less than +/−1 nm different from an upper surface dimension.
 17. The semiconductor device of claim 12, wherein said each sidewall of the gate structure intersects with the upper surface of the substrate at a right angle +/−5°.
 18. The semiconductor device of claim 12, wherein the uniform length of the dielectric spacer denotes a base dimension that is less than +11 nm different from the upper surface dimension.
 19. The semiconductor device of claim 12, wherein said each sidewall of the gate structure intersects with an upper surface of the suspended nanowire at a right angle +/−5°.
 20. The semiconductor device of claim 11, wherein the plurality of suspended nanowires are composed of a silicon containing material. 